Physical Design Engineer, Sr. Staff

vacanciesineu.com

As an ASIC Physical Implementation, Sr Staff Engineer, the successful candidate will work on a variety of advanced SERDES developments including the latest 56/112/224G standards. The digital implementation organization is seeking a motivated person responsible for the physical implementation of complex IPs and testchips across multiple process technologies with a specific focus on very advanced high speed SERDES platforms. 

In this role, you will be responsible for the Physical Implementation of high-speed interface IPs and test-chips, driving all aspects from RTL to GDS including timing and physical sign-off. You will work in close interaction and collaborative teamwork with multiple functional groups (front end digital, analog design and layout, CAD) and the product team. 

The successful candidate will have the following: 10 + years of digital or physical design experience with recent contribution to project tape-outs, as a technical driver and/or project head. 

  • Intimate understanding of the full design cycle from RTL to GDSII, including chip level.
  • Experience with advanced FinFET nodes, TSMC 16 nanometer or below, including low-power design techniques
  • A solid engineering understanding of the underlying concepts of digital design and architecture, implementation flows and physical and timing signoff
  • Development of timing constraints and design architectures to ensure on-time delivery, and to meet or exceed power and area targets
  • Excellent communication skills, ability to think and communicate at different levels of abstraction, with peer groups as well as customers.
  • Methodology guided with excellent software and scripting skills (Perl, Tcl, Python); understanding of CAD automation methods.
  • Solid understanding of the challenges inherent in analog/digital interfaces.
  • Autonomous, and able to cope with interrupts.

Key Qualifications: 

  • MSEE and 8+ years or BSEE and 10+ years
  • Previous project leadership experience
  • Solid understanding of digital / mixed signal verification flows and SOC integration challenges.
  • Ability to travel internationally as required.

Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk. 

Read Full Description

Apply
To help us track our recruitment effort, please indicate in your cover//motivation letter where (vacanciesineu.com) you saw this job posting.

Share
admin

Published by
admin

Recent Posts

Senior Compliance Officer

Job title: Senior Compliance Officer Company: Saxo Bank Job description Milan, ItalySenior Compliance OfficerAbout the…

5 minutes ago

Lecturer / Senior Lecturer in Automotive Engineering

Job title: Lecturer / Senior Lecturer in Automotive Engineering Company: Cranfield University Job description Hours…

6 minutes ago

CI Developer/DevOps

Job title: CI Developer/DevOps Company: Volvo Cars Job description It's not all about cars. It's…

18 minutes ago

Manager QHSE (H/F)

Job title: Manager QHSE (H/F) Company: Domea Job description La société :DOMEA est une société…

21 minutes ago

Advanced Nurse Practitioner

Location: Kingstanding (B44) - West Midlands, West Midlands, United Kingdom Salary: £48000 - £58000 per…

22 minutes ago

Junior FP&A analyst – based in Barcelona

Job title: Junior FP&A analyst - based in Barcelona Company: Alpadia Languages Schools Job description…

25 minutes ago
If you dont see Apply Button. Please use Non-Amp Version