Job Title: FPGA Design Engineer
Location: Barcelona, Spain
Type: Permanent
Requires On-Site Working in Barcelona, ideally EU Citizens only
Responsibilities:
Integrate RTL code releases into new FPGA designs;
Configure FPGA peripherals for maximizing the performance of the RISC-V prototyping solutions;
Implement new RTL modules to provide the RISC-V core under emulation/prototyping with the optimal I/O configurations;
Interact with other teams to understand their requirements for new features and on how that can be leveraged into the FPGA designs;
Maintain and further improve our in-house FPGA resource pool;
Provide support and develop new features to be used in demonstration systems for company clients.
Requirements:
Experience working with Xilinx (or Altera) FPGAs using Xilinx Vivado (or Altera Quartus).
Experience in using FPGA Integrated Logic Analyser probes;
Knowledge of AXI4/AXI4-Lite, UART, I2C, SPI protocols;
Proficient with HDL languages such as Verilog/SystemVerilog (or VHDL);
Experienced with FPGA timing and placement constraints using SDC syntax;
Experienced in TCL and Bash scripting for FPGA;
Experienced with GIT file version control;
Experienced with Linux based operating systems / distributions;
Knowledge of C/C++ and Python
To help us track our recruitment effort, please indicate in your email/cover letter where (vacanciesineu.com) you saw this job posting.
Location: London City and West End, London, United Kingdom Salary: $250,000 - $300,000 annually (approx.…
Location: Modena, Emilia Romagna, Italy Salary: Negotiable Type: Permanent Main Industry: Search Health, Nursing &…
Location: (2435) France Salary: market rate Type: Permanent Main Industry: Search Engineering Jobs Advertiser: microTECH…
Location: (00180) Finland Salary: market rate Type: Permanent Main Industry: Search Engineering Jobs Advertiser: microTECH…
Location: Purfleet (RM19) - Essex, South East, United Kingdom Salary: £39,000-£42,000 p/a + OT -…
Location: City of London (EC1A) - London City and West End, London, United Kingdom Salary:…