Job Description
Job Title: UVM Verification Engineer
Job Type: Contract
Duration: 6 months initial plus extension possibility
Location: Brussels, Belgium
Remote: 2 weeks ramp-up on-site followed by remote working
Start: ASAP
Required Skills:
You have at least 10 years of proven experience in designing and verifying digital circuits, ideally in the field of Image Sensors.
Knowledge of the following is required:
– UVM
– SystemVerilog for RTL design and verification (SVA)
– Python scripting language.
– EDA Tools: Xcelium, SpyGlass (Lint, CDC), Synopsys DC
– Version Control SW, eg GIT or SVN.
– You have a strong working knowledge of English.
Knowledge of the following is an asset:
– Design experience in an automotive context (IATF16949, ISO26262).
– Analog Mixed Signal verification.
– Formal verification.
– Continuous Integration tools, eg Jenkins or Gitlab.
– JIRA.
– Working knowledge of Japanese.
To help us track our recruitment effort, please indicate in your email/cover letter where (vacanciesineu.com) you saw this job posting.
Job title: Medical Affairs Administrative Assistant Company: MSD Job description Job DescriptionAre you looking for…
Location: Puch bei Hallein / Salzburg (5412) - Austria, Austria Salary: Competitive Type: Permanent Main…
Location: Florence, Tuscany - Toscana, Italy Salary: Competitive Type: Permanent Main Industry: Search Information Technology…
Job title: Sap Support Analyst PSS Company: Archer-Daniels-Midland Job description FunctionInformation TechnologyJob DescriptionSAP S/4 HANA…
Location: Norwich (NR6) - Norfolk, East Anglia, United Kingdom Salary: Up to £13.00 per hour…
Location: Sibiu, Center, Romania Salary: Competitive Type: Permanent Main Industry: Search Information Technology Jobs Other…