Job Description
Job: Verification Engineer – UVM
Location: Sweden/Remote
Duration: 6-12 months’ minimum
Start Date: ASAP
A client based in Sweden is looking for an UVM verification Engineer, this will be for an initial 6-12 month contract with extensions. The role can be performed remotely.
The successful Verification engineer will be joining a team that is being newly formed within our client’s offices and will help to expand on projects being worked, both new and existing within other teams. You will be involved in new and existing ASIC projects.
Skills:
– Strong background in ASIC Verification
– System Verilog/UVM
– Knowledge of IP block level verification
– Multi-clock domains
– RTL within Verilog, VHDL and/or SystemVerilog
– Used to working with complex ASIC and/or large FPGA designs
To help us track our recruitment effort, please indicate in your email/cover letter where (vacanciesineu.com) you saw this job posting.
Job title: Chef d'équipe en usinage | Liège | Temps plein Company: Adecco Job description…
Job title: Postdoc(s) in Organic Industrial Coatings – DTU Chemical Engineering Company: Danmarks Tekniske Universitet…
Location: Louisiana, United Kingdom Salary: Competitive Type: Contract Start Date: As Soon As Possible Contract…
Job title: Postdoc in Health, Well-Being, and Educational Performance Company: Maastricht University Job description Are…
Job title: Research Fellow - Novel Optical Fibre for application in process control, evaluation and…
Job title: Tax Trainee - Financial Services - Milano Company: PwC Job description Line of…