Job Description
Job: Verification Engineer – UVM
Location: Sweden/Remote
Duration: 6-12 months’ minimum
Start Date: ASAP
A client based in Sweden is looking for an UVM verification Engineer, this will be for an initial 6-12 month contract with extensions. The role can be performed remotely.
The successful Verification engineer will be joining a team that is being newly formed within our client’s offices and will help to expand on projects being worked, both new and existing within other teams. You will be involved in new and existing ASIC projects.
Skills:
– Strong background in ASIC Verification
– System Verilog/UVM
– Knowledge of IP block level verification
– Multi-clock domains
– RTL within Verilog, VHDL and/or SystemVerilog
– Used to working with complex ASIC and/or large FPGA designs
To help us track our recruitment effort, please indicate in your email/cover letter where (vacanciesineu.com) you saw this job posting.
Job title: Research Assistant in River Pollution Company: University of the West of England Job…
Job title: Prima esperienza Ufficio Risorse Umane Company: Gruppo Barchetti Job description Il Gruppo Barchetti…
Job title: Structural Engineer/Analyst Company: Holtec International Job description Holtec International, a turnkey supplier of…
Job title: Responsable Service Entretien et Travaux Company: Michael Page Job description Vous superviserez la…
Job title: Manager Regionalny Company: LeasingTeam Job description LeasingTeam Professional wspiera polskie i globalne przedsiębiorstwa…
vacanciesineu.com Work Flexibility: Field-based Vous aimez travailler dans un environnement commercial en pleine croissance ?…