Job Description
Job: Verification Engineer – UVM
Location: Sweden/Remote
Duration: 6-12 months’ minimum
Start Date: ASAP
A client based in Sweden is looking for an UVM verification Engineer, this will be for an initial 6-12 month contract with extensions. The role can be performed remotely.
The successful Verification engineer will be joining a team that is being newly formed within our client’s offices and will help to expand on projects being worked, both new and existing within other teams. You will be involved in new and existing ASIC projects.
Skills:
– Strong background in ASIC Verification
– System Verilog/UVM
– Knowledge of IP block level verification
– Multi-clock domains
– RTL within Verilog, VHDL and/or SystemVerilog
– Used to working with complex ASIC and/or large FPGA designs
To help us track our recruitment effort, please indicate in your email/cover letter where (vacanciesineu.com) you saw this job posting.
Job title: Teacher of Food Tech – Ofsted ‘Good’ School in Coventry – ASAP Start…
Job title: LOG TEAM LEADER FOR THE EMERGENCY UNIT POOL Company: Médecins Sans Frontières Job…
Job title: Scientific manager of antibody-core facility at Inflammation research, Department of Molecular Medicine, SDU…
Job title: Spawacz/ monter tworzyw sztucznych- praca w Danii Company: ATN Service ApS Job description…
Job title: Technisch Project Manager Company: Jacobs Douwe Egberts Job description Beschrijving van het bedrijfHet…
Location: Bristol (BS98) - Avon, South West, United Kingdom Salary: Up to £18.00 per hour…