Job Description
Job: Verification Engineer – UVM
Location: Sweden/Remote
Duration: 6-12 months’ minimum
Start Date: ASAP
A client based in Sweden is looking for an UVM verification Engineer, this will be for an initial 6-12 month contract with extensions. The role can be performed remotely.
The successful Verification engineer will be joining a team that is being newly formed within our client’s offices and will help to expand on projects being worked, both new and existing within other teams. You will be involved in new and existing ASIC projects.
Skills:
– Strong background in ASIC Verification
– System Verilog/UVM
– Knowledge of IP block level verification
– Multi-clock domains
– RTL within Verilog, VHDL and/or SystemVerilog
– Used to working with complex ASIC and/or large FPGA designs
To help us track our recruitment effort, please indicate in your email/cover letter where (vacanciesineu.com) you saw this job posting.
Job title: 162675 Clinical Professor of Cognitive Neuropsychiatry (Fixed-Term, 10 Years) Company: KU - SUND…
Job title: Store Support German Company: Action Job description Employee Store Support GermanParttime/fulltime, 32-38h per…
Job title: Software Engineer (Java) – Financial Markets IPA Company: ING Job description We are…
Job title: CACHE Level 3 Teaching Assistant Company: Prospero Teaching Job description Job descriptionLevel 3…
Job title: Natale 2024: Addetti e Addette | 1° Occupazione per ampliamento staff TORINO Company:…
Job title: Office Manager - Secretario/a de Despacho Company: Page Personnel Job description Buscamos un/a…