(CONTRACT) SoC Verification Engineer

Location:

Hammersmith and Fulham (W6) – West London, London, United Kingdom

Salary:

market rate

Type:

Contract

Start Date:

asap

Contract Period:

6 months

Main Industry:

Search Information Technology Jobs

Advertiser:

microTECH Global Ltd

Job ID:

131190495

Posted On:

03 October 2024

Job Description

Job title: SoC Verification Engineer
Location: UK/Remote
Contract: Contract
Start: ASAP
Duration: 6 months
IR35: Inside

For our client we are looking for a SoC Verification Engineer, candidates must be based in the UK although the work can be performed remotely.

Job responsibilities
– Deploying Verification Methodologies such as UVM and Formal Verification
– Developing Testbenches and Verification Components such as UVCs, C models, and Vertical/Horizontal re-usable Verification Environments.
– Test plan development based on Design documents and interaction with design/systems engineers
– Writing and debugging SystemVerilog assertions
– Analysing coverage data and working with Design teams to address coverage holes
– Develop/augment framework for running regressions
– Running/Debugging Power aware simulations (UPF)
– Debugging regression failures with design/Systems teams
– Python/Perl automation for improving workflows and team efficiency
– Supporting software and other teams with debug
– Documentation

Candidate requirements :
– Experience in design and verification on SoCs and SoC Methodologies for verifying complex units on SoC using industry standard tools and technologies.
– Proficient in developing unit and subsystem level test benches using SV/UVM methodology.
– Constrained random and Metrics driven verification.
– Experienced with C model integration and scorebording
– FW code integration verification
– Experience with AMBA protocols and BUS interconnect functional and formal verification along with coverage closure.
– Experience with power aware verification and clock domain crossing verification.
– Experience with debugging test failures
– Strong knowledge of verification planning, coverage analysis, pseudo and constrained random techniques, assertion based and formal verification techniques with System Verilog
– Experience with Verilog, C/C++, System C, TCL/Perl/shell-scripting
– Strong analytical skills and ability to work in a dynamic and fast paced team environment.

To help us track our recruitment effort, please indicate in your email/cover letter where (vacanciesineu.com) you saw this job posting.